Most of existing floorplanning algorithms evaluate the target area after packing all of the blocks, but random perturbation will make the target area larger or less unpredictably. In this paper, a unified non-slicing area prejudged transitive closure graph (AP-TCG) 
Introduction
As the technology advance, the complexity of physical design for modern circuit in Very Large Scaled Integration (VLSI) increases more quickly now. Floorplanning is the method to decide the position of every circuit block or Intellectual Property (IP) block on a chip without overlapped each other. Area optimization is one of the key objectives in floorplanning.
To get a better solution for this common NP-hard problem of floorplanning, many researches have been studied in previous works. Some of representative algorithms are listed as follows. Slicing floorplan is represented by Polish Expression (PE) to sand the slicing trees [1] . It is convenient, but may not capture the best solution. Non-slicing representations include the the TCG [2] , the integrated TCG with a packing Sequence (TCG-S) [3] , the B*-Tree [4] , the O-Tree [5] , the Corner Block List (CBL) [6] , Sequence-Pair (SP) [7] , the Bounded Slicing Grid (BSG) [8] and the twin binary tree [9] . Lin et al. present two horizontal/vertical transitive closure graphs describing the geometrical relations named TCG in [2] and integrate TCG with a packing sequence named TCG-S in [3] . Chang et al. raise a binary tree based representation for left and bottom compacted placement, called B*-tree [4] . Guo et al. [5] propose an order tree (O-tree) representation of a non-slicing placement. Hong et al. propose three lists (block name list, orientation list, T-junction information list) to present the geometric relations name CBL [6] , but it is proposed to represent the mosaic floorplan. Murata et al. [7] propose two sequences of permutations, namely sequence pair, to represent the geometric relations of modules. Fast transforming an Sequence Pair to its placement (FAST-SP) takes O(nloglogn) time to transform between an SP and its corresponding placement by Tang et al. [10] . Nakatake et al. propose a method based on the bounded-sliceline grid structure to represent the geometric topology in [8] . The twin binary tree [9] is also a non-slicing floorplanner to represent the mosaic floorplan.
Our idea is easy to understand that all of the above algorithms get the target area after packing all of the blocks. If the packing result is better than the current one, they accept the perturbation. If the result is adverse, they accept the perturbation in a very small rejection ratio or reject it directly in most cases. Hence, if we know the influence of the random perturbation to the area, we can discard the redundancy perturbations that make the area larger and accept other perturbations that get less or equal area. The area prejudged TCG algorithm has the property of self-convergence, for target area become less and less in the iteration. We do not need the simulated annealing scheme to converge the feasible solutions any more. The experimental results show that our algorithm is efficient and effective. The tested examples come from all of MCNC benchmarks and some of GSRC benchmarks. The average dead-space ratio is less than 3.99% which is better than most of existing algorithm.
The rest of the paper is organized as follows. Section 2 gives the problem definition of floorplanning. Section 3 briefly reviews the fundamental TCG algorithm. Section 4 presents our AP-TCG algorithm in details of how to prejudge the area after random permutation. Experiment results are studied in Section 5, with conclusion remarks in Section 6.
Problem definition
The floorplanning problem is defined as following: Let B={b 1 ,b 2 ,…b n } be a set of n rectangular blocks whose width and height are expressed by w i and h i , 1 i n. Let (x i , y i ) describe the coordinates of the bottom-left corner of block b i , 1 i n, on a chip. A floorplan F is an order of (x i , y i ) for every block b i , 1 i n, without overlapped each two. Let W i and H i represent the width and height of the bounding rectangle of F, and we can get easily the Area of F is A = W H. The goal of floorplanning/placement is to optimize the area (the minimum bounding rectangle of F) and/or the wire length (the minimum summation of half-bounding box of interconnections) of floorplan F on the chip. In this paper, we only consider the area optimization of floorplanning.
Review of TCG
The original paper, which proposed the transitive closure graph [2] , presents an algorithm to construct the two constraint graphs G h and G v . Both TCG has three feasible properties: 1) C h and C v are acyclic.
2) Each pair of nodes must be connected by exactly one edge either in C h or in C v .
3) The transitive closure of
TCG apply the following four operations to perturb a solution:
• Rotation: Rotate a block.
•Swap: Swap two blocks in both of C h and C v .
•Reverse: Reverse a reduction edge in C h or C v .
•Move: Move a reduction edge from one transitive closure graph (C h or C v ) to the other.
AP-TCG representation
AP-TCG algorithm constructs the horizontal/vertical transitive closure graph at first. In the following, let hsd i (vsd i ) represent the length of longest path from the source s to block b i in C h (C v ), 1 i n, respectively. Let htd i (vtd i ) represent the length of longest path from block b i to the sink t in C h (C v ), 1 i n, respectively. Then for each operation in TCG, we have the theorems below to prejudge the target area without packing.
Theorem 1:
The block b i in the longest path in C h (C v From all theorems mentioned above, we prejudge the target area for each perturbing operations and discard the adverse one without packing. The time complexity of it is linear. Thus, we only pack a part of perturbations and not like other floorplanners pack in every perturbation. Therefore, we implement it in an iteration scheme and not like most of other floorplanners using the SA scheme. In each perturbing operation, the area of each perturbation is prejudged firstly. If the prejudged result overflows the solution of last time, then, the operation is abandoned in this iteration. This technology will improve the efficient of the AP-TCG. Because the target area become less and less, the AP-TCG have the property of selfconvergence. After that, another block or reduction edge can be randomly selected for the next perturbation of the floorplan. Thus, the area becomes less and less, and the solution is obtained at the end of the iteration.
Experimental results
We implement our algorithm in the C++ programming language on an AMD 1.83GHz PC with 512-MB memory in Linux 2.4. All problems come from MCNC and GSRC benchmarks. The GSRC can be gotten on line in [14] . The number of blocks increases from 9 to 300. Table 1 compares the results of the AP-TCG with those of five existing well-designed algorithm on the problems from MCNC. The five algorithms are the TCG [2] , the TCG-S [3] , the Genetic Algorithm/Sequence Pair (GA/SP) [15] , the Moving Block Sequence and Organizational Evolutionary Algorithm (MBS-OEA) [11] and the Horizontal and Vertical Contours with Single Sequence(HVC-SS) [12] . We not only compare the AP-TCG with the TCG, the TCG-S and the HVC-SS in a SA scheme, but also compare with the GS/SP and the MBS-OEA in a genetic algorithm scheme. More applications of genetic algorithms can be found in [13] , [16] and [17] . The running environments of the TCG and the TCG-S algorithms are the same with AP-TCG. The running environments of the GA/SP is 1.83 GHz PC with 512MB RAM; the MBS -OEA is IBM Z Pro Type 6221 3.06GHz with 1GB RAM; the HVC-SS is 2.6GHz with 512MB RAM.
As can be seen, for apte, the Area of the AP-TCG is as small as those four of other algorithms. For xerox, the Area of AP-TCG is slightly larger than those of the GA/SP, the MBS-OEA and TCG-S. For hp, the Area of AP-TCG is as small as those four of other algorithms. For ami33, the Area of the AP-TCG is slightly larger than the Area of the MBS-OEA. For ami49, the Area of the AP-TCG is the smallest. To summarize, the AP-TCG obtains a better performance, especially for the two larger problems, ami33 and ami49.
Then we compares the running times of the six algorithms. It should be noted that the GA/SP, the MBS-OEA and the HVC-SS are running on a faster computer, and the TCG, the TCG-S and the AP-TCG are running on the same computer. Based on comparable solution quality, the AP -TCG achieves 55.4 speedup compared to the GA/SP, 1.5 speedup compared the HVC-SS, 16.5 speedup compared to the MBS-OEA, 6.1 speedup compared to the TCG, 3.2 speedup compared to the TCG-S. Moreover, TCG have proved to be efficient and effective than the SP [6] , the O-tree [4] and the B*-tree [3] . Thus, the AP-TCG obtains a good performance in floorplanning with area optimization. Table 2 compares the results of the AP-TCG with those of three existing well-designed algorithm on the problems more than 50 blocks from GSRC. The three algorithms are the MBS-OEA [11] , the TCG [2] and the TCG-S [3] . The TCG and TCG-S provide the results only on the benchmarks of MCNC, so we extend them to compare on the benchmarks of GSRC. The running environments of the TCG and the TCG-S algorithms are the same with AP-TCG. The running environments of the MBS-OEA is IBM Z Pro Type 6221 3.06GHz with 1GB RAM. As can be seen, the Areas of the AP-TCG are the smallest among the four algorithms. Then we compares the running times of the four algorithms. The AP-TCG achieves 176.6 speedup compared to the MBS-OEA, 81.9 speedup compared to the TCG, 7 speedup compared to the TCG-S based on comparable solution quality. Thus, the AP-TCG finds high quality floorplans for the problems more than 50 blocks, which illustrates that the AP-TCG is competent for solving large-scale problems. Table 3 shows the dead space ratio in our results. As we can see, the dead space is less than 3.99% in them. Figure 1 (a), (b) and (c) denote the floorplanning results of n100a, n200a and n300 from GSRC benchmarks respectively. This paper first proposes a new algorithm based on iteration scheme, the AP-TCG, for solving floorplanning problems of area optimization. The AP-TCG can directly prejudge the target area without packing for the perturbations in linear time. With its self-concentrate, the AP-TCG is running without SA scheme. Thus, the AP-TCG is useful for boosting researches in the field of floorplanning. The experimental results from MCNC and GSRC benchmarks show that the AP-TCG algorithm is efficient, effective, and stable in floorplanning area optimization.
